


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((pipelin\*) &lt;near/10&gt; (halt\*, stop\*, held , hold\*, suspend\*) &lt;and&gt; stage\*)&lt;in&gt;..."

e-mail

Your search matched 32 of 1318251 documents.

A maximum of 32 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

(((pipelin\*) &lt;near/10&gt; (halt\*, stop\*, held , hold\*, suspend\*) &lt;and&gt; stage\*)&lt;in&gt;meta)

[Search](#)☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding


IEE CNF IEE Conference Proceeding


IEEE STD IEEE Standard


[view selected items](#) [Select All](#) [Deselect All](#)


- ☐ **26. High speed re-configurable pipeline ADC cell design**  
 Hui Liu; Hassoun, M.;  
[Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on](#)  
 25-27 Feb. 2001 Page(s):158 - 161  
 Digital Object Identifier 10.1109/SSMSD.2001.914957  
[AbstractPlus](#) | Full Text: [PDF](#)(160 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **27. Components of a 12-bit 50 Ms/s non-radix 2 pipeline analog-to-digital converter**  
 Hui Liu; Xiaohong Du; Marwan Hassoun;  
[Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on](#)  
 Volume 1, 8-11 Aug. 2000 Page(s):400 - 403 vol.1  
 Digital Object Identifier 10.1109/MWSCAS.2000.951668  
[AbstractPlus](#) | Full Text: [PDF](#)(240 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **28. High-speed CMOS current-mode wave-pipelined analog-to-digital converter**  
 Chung-Yu Wu; Yu-Yee Liow;  
[Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference on](#)  
 Volume 2, 17-20 Dec. 2000 Page(s):907 - 910 vol.2  
 Digital Object Identifier 10.1109/ICECS.2000.913023  
[AbstractPlus](#) | Full Text: [PDF](#)(340 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **29. A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter**  
 Seung-Bin You; Ku-Whan Lee; Hee Cheol Choi; Ho-Jin Park; Jae-Whui Kim; Chung, P.;  
[Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Sym](#)  
 Volume 1, 28-31 May 2000 Page(s):435 - 438 vol.1  
 Digital Object Identifier 10.1109/ISCAS.2000.857124  
[AbstractPlus](#) | Full Text: [PDF](#)(336 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **30. FPGA Implementation of 2D wavelet transform**  
 Reza, A.M.; Turney, R.D.;  
[Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conferen](#)  
 Volume 1, 24-27 Oct. 1999 Page(s):584 - 588 vol.1  
 Digital Object Identifier 10.1109/ACSSC.1999.832397


[AbstractPlus](#) | [References](#) | Full Text: [PDF\(212 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)


-  **6. A 3.3-V 12-b 50-MS/s A/D converter in 0.6- $\mu$ m CMOS with over 80-dB SFDR**  
 Hui Pan; Segami, M.; Choi, M.; Ling Cao; Abidi, A.A.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 35, Issue 12, Dec. 2000 Page(s):1769 - 1780  
 Digital Object Identifier 10.1109/4.890290


[AbstractPlus](#) | [References](#) | Full Text: [PDF\(340 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
-  **7. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input**  
 Yang, W.; Kelly, D.; Mehr, L.; Sayuk, M.T.; Singer, L.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 36, Issue 12, Dec. 2001 Page(s):1931 - 1936  
 Digital Object Identifier 10.1109/4.972143

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(117 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
-  **8. A multichannel pipeline analog-to-digital converter for an integrated 3-D ultrasound imaging**  
 Kaviani, K.; Oralkan, O.; Khuri-Yakub, P.; Wooley, B.A.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 38, Issue 7, July 2003 Page(s):1266 - 1270  
 Digital Object Identifier 10.1109/JSSC.2003.813294








[AbstractPlus](#) | [References](#) | Full Text: [PDF\(408 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
-  **9. Digital background calibration of an algorithmic analog-to-digital converter using a simplified**  
 Blecker, E.B.; McDonald, T.M.; Erdogan, O.E.; Hurst, P.J.; Lewis, S.H.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 38, Issue 6, June 2003 Page(s):1059 - 1062  
 Digital Object Identifier 10.1109/JSSC.2003.811990







[AbstractPlus](#) | [References](#) | Full Text: [PDF\(413 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
-  **10. A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture**  
 Miyazaki, D.; Kawahito, S.; Furuta, M.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 38, Issue 2, Feb. 2003 Page(s):369 - 373  
 Digital Object Identifier 10.1109/JSSC.2002.807400

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(391 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
-  **11. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR**  
 Yun Chiu; Gray, P.R.; Nikolic, B.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 39, Issue 12, Dec. 2004 Page(s):2139 - 2151  
 Digital Object Identifier 10.1109/JSSC.2004.836232

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1040 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
-  **12. A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC**  
 Limotyrakis, S.; Kulchyski, S.D.; Su, D.K.; Wooley, B.A.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 40, Issue 5, May 2005 Page(s):1057 - 1067  
 Digital Object Identifier 10.1109/JSSC.2005.845992

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(920 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)

-  **13. A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset Value Pipelined Architecture**  
 Jun Chen; Rong Luo; Huazhong Yang; Hui Wang;  
[VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design Conference on](#)  
 03-07 Jan. 2006 Page(s):377 - 380  
 Digital Object Identifier 10.1109/VLSID.2006.15  
[AbstractPlus](#) | Full Text: [PDF](#)(288 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **14. Clockless Pipelining for Coarse Grain Datapaths**  
 Alsharqawi, A.; Ejnoui, A.;  
[VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design Conference on](#)  
 03-07 Jan. 2006 Page(s):749 - 753  
 Digital Object Identifier 10.1109/VLSID.2006.60  
[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **15. Modularized pipeline readout electronics for SuperKEKB**  
 Higuchi, T.; Hazumi, M.; Ikeno, M.; Itoh, R.; Iwasaki, Y.; Nakao, M.; Nakayoshi, K.; Suzuki, S.Y.; Taulchenko, V.; Bukin, M.A.; Schwartz, B.; Usov, Y.; Wei, B.; Varner, G.S.; Kawasaki, T.; Nakano, F.; Natkaniec, Z.;  
[Nuclear Science Symposium Conference Record, 2004 IEEE](#)  
 Volume 3, 16-22 Oct. 2004 Page(s):1980 - 1983 Vol. 3  
 Digital Object Identifier 10.1109/NSSMIC.2004.1462634  
[AbstractPlus](#) | Full Text: [PDF](#)(1123 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **16. A low-power 4-b 2.5 Gsample/s pipelined flash analog-to-digital converter using differential DCVSPG encoder**  
 Radhakrishnan, S.; Wang, M.; Chen, C.-I.H.;  
[Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on](#)  
 23-26 May 2005 Page(s):6142 - 6145 Vol. 6  
 Digital Object Identifier 10.1109/ISCAS.2005.1466042  
[AbstractPlus](#) | Full Text: [PDF](#)(240 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **17. A 12-bit, 50 MS/s SiGe BiCMOS sample-and-hold residue amplifier**  
 Devarajan, S.; Gutmann, R.J.; Rose, K.;  
[Electrical and Computer Engineering, 2004. Canadian Conference on](#)  
 Volume 3, 2-5 May 2004 Page(s):1293 - 1296 Vol.3  
[AbstractPlus](#) | Full Text: [PDF](#)(507 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **18. Resonant tunnelling diode based QMOS edge triggered flip-flop design**  
 Hui Zhang; Mazumder, P.; Kyoungsoon Yang;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)  
 Volume 3, 23-26 May 2004 Page(s):705 - 705-8 Vol.3  
[AbstractPlus](#) | Full Text: [PDF](#)(306 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **19. A CMOS low-power ADC for DVB-T and DVB-H systems**  
 Adeniran, O.A.; Demosthenous, A.; Clifton, C.; Atungisiri, S.; Soin, R.;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)  
 Volume 1, 23-26 May 2004 Page(s):1-209 - 1-212 Vol.1  
[AbstractPlus](#) | Full Text: [PDF](#)(276 KB) [IEEE CNF](#)  
[Rights and Permissions](#)

-  **20. A novel queuing architecture for background calibration of pipeline ADCs**  
Savia, A.; Leonard, J.; Ravindran, A.;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)  
Volume 1, 23-26 May 2004 Page(s):1-65 - 1-68 Vol.1  
[AbstractPlus](#) | Full Text: [PDF](#)(252 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **21. A 28mW 10b 80MS/s pipelined ADC in 0.13/spl mu/m CMOS**  
Bogner, P.;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)  
Volume 1, 23-26 May 2004 Page(s):1 - 17-20 Vol.1  
Digital Object Identifier 10.1109/ISCAS.2004.1328120  
[AbstractPlus](#) | Full Text: [PDF](#)(344 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **22. Digital error correction and calibration of gain non-linearities in a pipelined ADC**  
Ravindran, A.; Savia, A.; Leonard, J.;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)  
Volume 1, 23-26 May 2004 Page(s):1-1 - 1-4 Vol.1  
Digital Object Identifier 10.1109/ISCAS.2004.1328116  
[AbstractPlus](#) | Full Text: [PDF](#)(395 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **23. An IF-sampling timing skew-insensitive parallel S/H circuit**  
Aho, M.; Hakkarainen, V.; Sumanen, L.; Waltari, M.; Halonen, K.;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)  
Volume 1, 23-26 May 2004 Page(s):1 - 1052-5 Vol.1  
Digital Object Identifier 10.1109/ISCAS.2004.1328379  
[AbstractPlus](#) | Full Text: [PDF](#)(256 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **24. Multi-GHz systems clocking**  
Oklobdzija, V.G.;  
[ASIC, 2003. Proceedings. 5th International Conference on](#)  
Volume 2, 21-24 Oct. 2003 Page(s):701 - 706 Vol.2  
[AbstractPlus](#) | Full Text: [PDF](#)(436 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **25. A low-power 6-b Integrating-pipeline hybrid analog-to-digital converter [Bluetooth transceiver]**  
Diduck, Q.; Margala, M.;  
[SOC Conference, 2003. Proceedings. IEEE International \[Systems-on-Chip\]](#)  
17-20 Sept. 2003 Page(s):337 - 340  
Digital Object Identifier 10.1109/SOC.2003.1241538  
[AbstractPlus](#) | Full Text: [PDF](#)(338 KB) [IEEE CNF](#)  
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by  
 Inspec®


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORÉ GUIDE](#)

Results for "(((pipelin\*) &lt;near/10&gt; (halt\*, stop\*, held, hold\*, suspend\*) &lt;and&gt; stage\*)&lt;in&gt;..."

e-mail

Your search matched 32 of 1318251 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

» Key


IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard


Modify Search

[Search](#)☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ **1. A 10-b, 75-MHz two-stage pipelined bipolar A/D converter**  
 Colleran, W.T.; Abidi, A.A.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 28, Issue 12, Dec. 1993 Page(s):1187 - 1199  
 Digital Object Identifier 10.1109/4.261991  
[AbstractPlus](#) | Full Text: [PDF](#)(1100 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ **2. A 10 b 50 MHz pipelined CMOS A/D converter with S/H**  
 Yotsuyanagi, M.; Etoh, T.; Hirata, K.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 28, Issue 3, March 1993 Page(s):292 - 300  
 Digital Object Identifier 10.1109/4.209996  
[AbstractPlus](#) | Full Text: [PDF](#)(720 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ **3. A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully-difference circuit techniques**  
 Chung-Yu Wu; Chih-Cheng Chen; Jyh-Jer Cho;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 30, Issue 5, May 1995 Page(s):522 - 532  
 Digital Object Identifier 10.1109/4.384165  
[AbstractPlus](#) | Full Text: [PDF](#)(944 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ **4. A 10-b 20-Msample/s low-power CMOS ADC**  
 Won-Chul Song; Hae-Wook Choi; Sung-Ung Kwak; Bang-Sup Song;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 30, Issue 5, May 1995 Page(s):514 - 521  
 Digital Object Identifier 10.1109/4.384164  
[AbstractPlus](#) | Full Text: [PDF](#)(656 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ **5. A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming**  
 Myung-Jun Choe; Bang-Sup Song; Bacrania, K.;  
[Solid-State Circuits, IEEE Journal of](#)  
 Volume 35, Issue 12, Dec. 2000 Page(s):1781 - 1790  
 Digital Object Identifier 10.1109/4.890291

[AbstractPlus](#) | Full Text: [PDF](#)(348 KB) IEEE CNF  
[Rights and Permissions](#)

-  **31. An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifi**  
Chi-Tat Tam; Elmasry, M.I.;  
[Electrical and Computer Engineering, 1998. IEEE Canadian Conference on](#)  
Volume 1, 24-28 May 1998 Page(s):257 - 260 vol.1  
Digital Object Identifier 10.1109/CCECE.1998.682731  
[AbstractPlus](#) | Full Text: [PDF](#)(336 KB) IEEE CNF  
[Rights and Permissions](#)

-  **32. A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter**  
Singer, L.A.; Brooks, T.L.;  
[VLSI Circuits, 1996. Digest of Technical Papers, 1996 Symposium on](#)  
13-15 June 1996 Page(s):94 - 95  
Digital Object Identifier 10.1109/VLSIC.1996.507727  
[AbstractPlus](#) | Full Text: [PDF](#)(160 KB) IEEE CNF  
[Rights and Permissions](#)

indexed by  


[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE